GF(2^m) Finite-Field Multipliers with Reduced Activity Variations by Pamula, Danuta & Tisserand, Arnaud
GF(2m) Finite-Field Multipliers with Reduced
Activity Variations
Danuta Pamula1,2 and Arnaud Tisserand1
1 IRISA, CNRS, INRIA, Univ. Rennes 1, Lannion, France.
arnaud.tisserand@irisa.fr
2 Silesian University of Technology, Gliwice, Poland
danuta.pamula@polsl.pl
Abstract. Electrical activity variations in a circuit are one of the in-
formation leakage used in side channel attacks. In this work, we present
GF(2m) multipliers with reduced activity variations for asymmetric cryp-
tography. Useful activity of typical multiplication algorithms is evalu-
ated. The results show strong shapes, which can be used as a small
source of information leakage. We propose modified multiplication algo-
rithms and multiplier architectures to reduce useful activity variations
during an operation.
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1 Introduction
Side channel attacks (SCA) are nowadays a major threat for embedded cryp-
tographic systems. Power analysis based SCAs exploit correlations between in-
ternal secret values (e.g. keys) and the current, which ﬂows in the circuit [14].
Similar information leakage can be exploited from electromagnetic radiations [7].
In elliptic curve cryptography (ECC) [9], many SCAs [19] have been proposed.
To protect circuits against those attacks researchers propose various counter-
measures, or protections, for ECC see [10]. Moreover, speciﬁc protections at the
arithmetic level have been proposed for ECC (and other asymmetric cryptosys-
tems). For instance, addition chains allow performing only one type of operation,
point addition, during scalar multiplications [2]. In [3] randomized and very re-
dundant representations of the scalar are used. But these protections are at the
curve level not the ﬁnite ﬁeld one. Eﬃcient and secure computation units for
ﬁnite-ﬁeld arithmetic are important elements of ECC processors. For instance,
see [18] and [8] as examples of GF(2m) ECC processors.
In this work, we investigate protection elements at the ﬁeld level in GF(2m)
multiplication algorithms and their architectures for ECC. The proposed solu-
tions are not autonomous countermeasures but an additional protection element,
which should enhance higher-level countermeasures. In some SCAs, power vari-
ations provide sources of information leakage about the executed operations.
Instantaneous power is linked with the number of useful transitions in the
operator. Useful transitions are the theoretical changes during the operation
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(from one clock cycle to the next one). This is also called useful circuit activity. To
estimate information leakage in typical GF(2m) multipliers, we ﬁrst accurately
measured their useful activity. The results show very strong shapes for useful
activity variations. These shapes reveal multiplications time boundaries. Next,
we propose modiﬁcations of the multiplication algorithms and architectures for
reducing useful activity variations during the computation.
The paper presents background on power consumption in digital circuits and
activity evaluation methods in Section 2. In Section 3, GF(2m) multiplication
algorithms used for our experiments are described. In Section 4, we present
the results and an analysis of useful activity measurements as an estimation of
information leakage source. Section 5 presents our modiﬁcations for reducing the
activity variations in the multipliers and the new implementation results.
2 Activity in Hardware Arithmetic Operators
This section gives a short introduction to electrical activity in digital integrated
circuits and its links to SCAs. Power analysis based SCAs use possible correla-
tions between internal secret values (e.g. keys) and information leakage related
to instantaneous power of the executed operations (see [14] for details).
Instantaneous power at time t is PDD(t) = iDD(t)× VDD where iDD(t) is the
instantaneous current and VDD is the power supply. Power consumption com-
ponents are: static power and dynamic power. See [26, Sec. 4.4] for circuit-level
details in CMOS circuits. Static power does not depend on circuit activity and
is not used in this work. Dynamic power is due to circuit activity: charging and
discharging load/parasitic capacitances and short-circuit currents. It strongly
depends on the executed operations and data values. Dynamic power variations
are used as a source of information leakage for power attacks.
Dynamic power components are: useful activity and parasitic activity as il-
lustrated on Figure 1. Useful (or theoretical) activity is due to complete and
stable transitions required by computations from one clock cycle to the next one
(i.e. 0 → 1 and 1 → 0 for each bit). Parasitic (or glitching) activity is due to
non-useful transitions. For instance, in case of non-equal arrival times for a gate
inputs, the output may have multiple transitions before reaching a steady state.
Parasitic activity in GF(2m) multipliers is small. This is not the case for all
arithmetic operators (e.g. operators in high-performance CPUs [24]). In GF(2m)
arithmetic units, the logical depth is small. Power consumption of memory el-
ements (e.g. ﬂip-ﬂops) used in GF(2m) multipliers is important compared to
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Fig. 2. Activity counter architecture for a 1-bit signal s(t) (control not represented)
power consumption in logic gates. In this work, we only focus on useful activity
as a large contribution to iDD(t).
Several methods can be used to evaluate useful activity: cycle accurate and
bit accurate (CABA) simulation of a low-level architecture description, electri-
cal simulation or FPGA emulation. Fast high-level behavioral simulation is not
suﬃcient to catch cycle accurate and bit-level coding aspects. As the target oper-
ators have large operands (e.g. 160 to 500 bits for ECC) and long computations
CABA simulation would be to slow. This is even more critical with electrical
simulation. So, we use FPGA emulation for evaluating useful activity. An ac-
tivity counter is added on each monitored signal [25]. It counts the number of
useful transitions as illustrated on Figure 2. The D ﬂip-ﬂop and the XOR gate pro-
duce a 1 for each useful transition between s(t+ 1) and s(t). The k-bit counter
accumulates transitions numbers (k depends on test vector length).
We insert activity counters at the output of each internal register and for
each bit of the multiplier. Comparisons with electrical simulations in [25] show
that this is reasonable assumption for small parasitic activity. Outputs of all
XOR gates (radix-1 representation of transitions number) are compressed into a
binary value as the total transitions number for cycle t. This value is stored in
a memory as an estimation of iDD(t). At the end of the evaluation period, the
memory content is sent to the host computer for the analysis step. Using FPGA
emulation, it is possible to quickly and accurately evaluate useful activity in
GF(2m) ﬁnite-ﬁeld multipliers for large and relevant test vectors (this cannot
be done using “slow” software simulations). Activity counters do not change the
multiplier mathematical behavior. FPGA emulation is obviously CABA.
In Section 4, we present the implementation results of GF(2m) multipliers
without and with activity counters. Table 1 reports huge area overhead and
about a ÷3 frequency decrease due to the counters. These overheads are very
important, but they only appear during evaluation not in ﬁnal circuit. FPGA
emulation leads to activity evaluation running at more than 100MHz (cf. Ta-
ble 1) which would not be possible using software simulations.
3 GF(2m) Finite-Field Multiplication Operators
A complete introduction to ﬁnite ﬁelds and their applications can be found
in book [13]. Algorithms for ﬁnite-ﬁeld arithmetic are presented in book [4].
Binary-ﬁeld extension algorithms are presented in [21, chapter 6]. A summary
on GF(2m) multiplication algorithms is given in paper [22].
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Our goal was to design eﬃcient ﬁnite-ﬁeld multipliers in such a way that their
architectures can be easily modiﬁed to add protection against SCAs. We have
analyzed many algorithms, with diﬀerent variants, to be able to take and combine
those parts, which will allow us to create the most eﬃcient algorithm fulﬁlling,
assumed requirements. We have considered GF(2m) elements represented by
polynomial basis of the form {1, x, x2, ..., xm−2, xm−1}. As a result of our study,
we have prepared three GF(2m) multipliers based on three diﬀerent algorithms:
classical two-step, Montgomery and Mastrovito.
All proposed hardware solutions are analyzed for standard size m = 233
(similar results are obtained for other ﬁeld extension sizes). See [9, annexes A
and B] for ECC standards and parameters. The multipliers are described using
VHDL, synthesized, place and routed using Xilinx ISE 12.2 environment and
implemented in a Xilinx Virtex-6 LX240T FPGA.
3.1 Classic Two-Step Multiplication Algorithm
Classic multiplication comprises two steps: multiplication d(x) = a(x)b(x) and
reduction c(x) = d(x) mod f(x). There exist many versions of two-step multi-
pliers, which combine diﬀerent methods for multiplication and reduction. In our
hardware solution we have combined Karatsuba-Ofman multiplication principle
with features of matrix-vector approach. Moreover to perform reduction we have
used classical method optimized for a speciﬁc irreducible polynomial.
Multiplication part: In order to avoid managing large vectors a, b we have
partitioned them into smaller vectors according to divide-and-conquer method
optimized with Karatsuba-Ofman trick [11]. Karatsuba-Ofman partitioning of
polynomials is assumed for polynomials of even sizes. Because ﬁeld sizes used
for cryptographic purposes are usually odd, we add redundant zeroes on miss-
ing most signiﬁcant positions of AH , BH chunks. Utilizing Karatsuba-Ofman
optimization aiming at reducing number of the most complex operation in the
equation, we denote multiplication as follows:
d(x) = a(x)b(x) = (x
m
2 AH +AL)(x
m
2 BH +BL)
= xmAHBH + x
m
2 ((AH +AL)(BH +BL)−AHBH −ALBL) +ALBL.
After vast analysis we have found that the best results in terms of speed and area,
for most input sizes are for halved inputs. For some partitions sizes, designed
multipliers were signiﬁcantly faster but also signiﬁcantly bigger and otherwise.
We had to ﬁnd some trade-oﬀ. Thus having m = 233 and utilizing Karatsuba-
Ofman trick to perform multiplication we have decided to use three 117-bit
multipliers.
Our 117-bit multipliers are based on matrix-vector approach. There, polyno-
mial a(x) is represented by a speciﬁc matrix A of size 2m− 1×m, in which each
column represents consecutive left shifts of a(x), element b(x) is represented in
form of m-bit vector and product d(x) is also a vector but of size (2m− 1).
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Our idea for a multiplier based on this approach is to store only two columns of
the matrix A at a time, which in fact means working on two registers representing
matrix A columns, exchanging in the ﬁrst values of consecutive columns of A
and accumulating partial results in the other. We may actually regard one vector
as a column of matrix A and the other as a vector storing product d.
Reduction part: Reduction module uses reduction method optimized for irre-
ducible polynomial f(x). In classical method (see [9], [4]) one looks for bits
equal 1 in the upper part of d(x), from ranks (2m − 2) down to m, and step
by step reduces vector d(x), XORs vector d(x) by appropriate shift left of irre-
ducible polynomial f(x). The drawback of this method is that it is very time
consuming. Observing properties of special irreducible polynomials (e.g. trino-
mials, pentanomials) one may optimize classical algorithm. In case of ﬁeld size
m = 233, the irreducible trinomial f(x) = x233+x74+1 is used. With such poly-
nomial we were able to signiﬁcantly decrease number of steps needed to reduce
the product as depicted in Figure 3. Similar algorithms can be found in [9].
Constants: f(x) = x233 + x74 + 1,
Input: d(x),
Output: c(x) = d(x) mod f(x)
1. e = d[2m− 2, ..., m] // assign part of vector d to e
2. e1 = e× f
3. d1 = d XOR e1 // first reduction step
4. e = d1[74 + (m− 1), ..., m] // assign part of new vector d to e
5. e2 = e× f
6. c = d1 XOR e2 // second reduction step
7. return c
Fig. 3. Classical reduction algorithm
Multiplication in lines 2. and 5. is a short chain of XOR operations. Combining
described multiplication and reduction block we have obtained a multiplier with
size of 3638LUTs, frequency of 302MHz and operation time of 264 clock cycles.
3.2 Montgomery Multiplication Multiplier
The Montgomery algorithm is constructed in a speciﬁc way to avoid most costly
operations. Instead of performing c(x) = a(x)b(x) mod f(x) it performs c(x) =
a(x)b(x)r−1(x) mod f(x). To perform complete ﬁnite-ﬁeld multiplication c(x) =
a(x)b(x) mod f(x) one must run the algorithm twice, at ﬁrst for a(x) and b(x)
and then for the obtained result d(x) and r2(x) mod f(x). Operation c(x) =
a(x)b(x) mod f(x) comprises in fact two steps: 1) d = MontMult(a, b) and
2) c = MontMult(d, r2 mod f) where MontMult(a, b) symbolizes Montgomery
multiplication. The algorithm we have used based on Montgomery method [16]
calculating the modular product c(x) is as presented in Figure 4.
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Constants: r(x) = xm, f(x), f ′(x), r2(x) mod f(x)
Input: a(x), b(x)
Output: c(x) = a(x)b(x) mod f(x)
// MontMult(a, b)
1. t(x) = a(x)b(x)
2. u(x) = t(x)f ′(x) mod r(x)
3. d(x) = [t(x) XOR u(x)f(x)]/r(x)
// MontMult(d, r2 mod f)
4. t(x) = d(x)(r2(x) mod f(x))
5. u(x) = t(x)f ′(x) mod r(x)
6. c(x) = [t(x) XOR u(x)f(x)]/r(x)
7. return c
Fig. 4. Modular multiplication algorithm based on Montgomery method
To be able to utilize the algorithm we need three values, r(x), r2(x) mod f(x),
f ′(x), which for known irreducible polynomial can be pre-calculated. Element
r(x) for ﬁeld GF(2m) is chosen to be a simple polynomial xm (see [12]).
The most complicated in the algorithm is the ﬁrst step where we need to
perform multiplication of two large binary vectors. To perform it we have used
multiplier based on shift-and-add method. For m = 233 we divide vector b into
16-bit chunks (we add bits equal to 0 on MSB positions of chunk if necessary),
multiply sequentially a by all parts of vector b (we need to perform 15 multipli-
cations) and sequentially accumulate partial results. To construct full ﬁnite-ﬁeld
multiplier based on Montgomery method, we may use diﬀerent types of multi-
pliers but we have to remember that they strongly inﬂuence ﬁnal solution.
All other multiplications needed during execution of the algorithm, multipli-
cation by r(x), r2(x) mod f(x), f ′(x), f(x) are simpler due to the fact that we
know the values of those operands and the number of bits equal to 1 in those
polynomials is very low. Thus we may substitute those multiplications with short
chains of XOR operations. In modulo operation in line 2. and 5., we just cut out
all elements of order higher or equal to m. The division operation in line 3. is
just simple right shift by m positions. The resulting multiplier uses 2178LUTs,
runs at 323MHz and needs 270 clock cycles to compute the complete product.
3.3 Mastrovito Multiplication Algorithm
Mastrovito matrix method [15] is an interleaved version of basic matrix-vector
approach. In standard matrix-vector approach, we perform two steps: multipli-
cation and reduction with use of special reduction matrix R. Reduction matrix
R is a matrix, which coeﬃcients are deﬁned in terms of irreducible polynomial
f(x), generating the ﬁeld. In Mastrovito approach we perform only one step
c = Mb = (AL + AHR)b, where M is so called Mastrovito matrix. Mastrovito
matrix M is a combination of AL, AH matrices (parts of matrix A representing
polynomial a) and special reduction matrix R, see [5].
Matrix M construction and storage is very problematic. Our idea is to parti-
tion it into sub-matrices, to save area and ease optimization and synchronization
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of operators. The chosen size of sub-matrices is 16 × 16 bits. In order to save
space, coeﬃcients of sub-matrices are not stored in the operator. They are cal-
culated on-the-ﬂy during computations, from parts of matrices AL, AH and R
(a, b, f operands), by dedicated sub-multipliers.
Sub-multipliers schedule is controlled using a ﬁnite-state machine. Results
of sub-multiplications are independent of each other and can be calculated in
arbitrary order. We can group sub-multipliers in diﬀerent manners and that way
easily change computation time or somehow the design area. We can group sub-
matrices into rows, and try to use each sub-multiplier as eﬃciently as possible;
we may change the order of sub-multiplications to adapt the circuit to our needs.
Our basic algorithm for computing the result of a(x)b(x) mod f(x) works as
follows: the 16× 16-bit sub-matrices of M are grouped into rows, spanning one
row of matrix M , and for each row 16-bit part of ab product is calculated:
c0 = M(0,0)b0 +M(0,1)b1 + · · · +M(0,m/16)bm/16
c1 = M(1,0)b0 +M(1,1)b1 + · · · +M(1,m/16)bm/16
...
cm/16 = M(m/16,0)b0 +M(m/16,1)b1 + · · · +M(m/16,m/16)bm/16,
where ci denotes 16-bit chunk of ﬁnal result c(x), M denotes Mastrovito matrix
resulting from AL +AHR.
It is easy to observe that there exist many variations of sub-multiplications
schedule. The most eﬃcient solution, obtained after many experiments, has the
area of 3760LUTs, frequency of 297MHz and needs 75 clock cycles to compute
the multiplication.
4 Useful Activity Analysis for Multiplication Algorithms
Useful activity of GF(2m) multipliers has been evaluated using FPGA emula-
tion and activity counters from Section 2. The activity counters are monitoring
transitions of each register used in an operator. Corresponding implementation
results without and with activity counters are reported in Table 1. The 3× area
overhead is due to the numerous counters inserted. Frequency of monitored mul-
tipliers is divided by 3. But measurements still can be performed at 100MHz or
more. Such an evaluation speed would not be possible using software simulation.
For all experiments, random operands have been used with uniform and
equiprobable distribution for all bits. We performed numerous experiments (cor-
responding to hundreds of thousands clock cycles for each tested solution). The
traces reported below correspond to typical traces. Using average trace is not
possible since this may ﬂatten the activity variations and mask information
leakage. Thus we have been evaluating our modiﬁcations by running modiﬁed
multipliers for several various sets of experimental data.
Figure 5 (left) presents useful activity measurement results for a typical se-
quence of GF(2m) multiplications of random operands using classical algorithm
GF(2m) Finite-Field Multipliers with Reduced Activity Variations 159
Table 1. FPGA implementation results of GF(2m) multipliers without (original oper-
ators) and with (monitored operators) activity counters
without activity counters with activity counters
Algorithms area freq. clock area freq. clock
LUT MHz cycles LUT MHz cycles
Classical 3638 302 264 11383 133 264
Montgomery (full) 2178 323 270 6100 121 270
Mastrovito 3760 297 75 5956 110 75
from Section 3.1. There is a high peak at the beginning of each multiplication due
to the initialization phase. Figure 5 (right) presents an extract for a single repre-
sentative multiplication (all random operands lead to the similar overall shape).
We have noticed that dependency of the shape of activity variation curves on
input data is rather low.
Measurement results for a sequence of random GF(2m) multiplications using
Montgomery algorithm from Section 3.2 are presented in Figure 6 (left) with an
extract of a single representative multiplication (right). The reported measure-
ments are shown for complete multiplications with ﬁnal reduction (for conversion
from Montgomery “representation”). We will provide comments on that point
at the end of this section. There is a large activity drop at the end of each
multiplication due to the reduction step.
Figure 7 (left) presents useful activity measurement results for a typical se-
quence of random GF(2m) multiplications using Mastrovito algorithm from Sec-
tion 3.3 with an extract for a single representative multiplication (right). The
variations of the useful activity during a multiplication have a very speciﬁc de-
creasing “step-wave” shape.
Measurements for all three multiplication algorithms show very speciﬁc shapes
for useful activity variations, which may lead to some information leakage. Those
speciﬁc shapes provide the attacker with strong temporal references of the op-
erations time location. Based on these references about ﬁeld-level operations,
higher-level operations (e.g. point addition and doubling) can be guessed.
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Fig. 5. Useful activity measurement results for random GF(2m) multiplications with
classical algorithm (left). Extract for a single representative multiplication (right).
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Mastrovito algorithm (left). Extract for a single representative multiplication (right).
Peaks due to the initialization phase at the beginning of operations in Figure 5
are not related to the selected algorithm but to the implemented architecture and
especially its control. Resetting all internal registers generates a lot of activity.
Then this speciﬁc diﬀerent shape for the initialization phase may occur for other
algorithms and architectures. We will see in next section how this problem can
be ﬁxed using architecture modiﬁcations.
Activity drops at the end of operations in Figure 6 are due to low-complexity
reduction step for the considered irreducible polynomial compared to multiplica-
tion iterations complexity. We reported measurements for complete multiplica-
tion (with ﬁnal reduction) for fair comparison with other algorithms. In practice,
those drops would not appear since reduction is only used at the end of a se-
quence of operations (with operands in Montgomery domain).
The most problematic shape is the one for Mastrovito algorithm in Figure 7.
The decreasing “step-wave” shape is due to variation of the computations quan-
tity in the algorithm. In next section, we will see modiﬁcations of this multiplier
at algorithmic and arithmetic levels to reduce information leakage.
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5 Modifications on Multiplication Algorithms for
Reducing Useful Activity Variations
Analyzing the obtained activity variations curves, we can deﬁne modiﬁcation
objectives. First, we have to suppress the peaks at the initialization phase. This
is an architecture issue (i.e. modiﬁcation of the operator control). All multipli-
cation algorithms may beneﬁt from this type of modiﬁcation. Second, we have
to take care of the activity drops during the reduction phase of Montgomery
algorithm. But as stated in previous section, this phase is only used at the end
of long sequence of operations in real ECC applications. Last, we have to make
the “step-wave” shape of useful activity variations of Mastrovito algorithm less
distinguishable. Below, we describe our modiﬁcations for each algorithm.
Classical two-step multiplication: The analysis shows that peaks at the beginning
of each multiplication occur due to circuit initialization. To suppress them, we
have modiﬁed initialization method. Now we do not reset all registers in the ﬁrst
cycle but we have spread the reset activity over several cycles. Figure 8 shows
useful activity measurements for a sequence of random multiplications using
the modiﬁed multiplier. To reduce activity variations, we have also optimized
the reduction step by reducing number of registers involved in reduction and
merging all the steps of algorithm presented on Figure 3 into a chain of XOR
operations. In the modiﬁed multiplier the average activity varies between 100 and
120 transitions (see Figure 8) while it was about 150 transitions in the original
one (see Figure 5). Our modiﬁcations reduce the number of active registers in the
operator thus they reduce also a little the power consumption of the operator.
Comparing the original operator’s useful activity variations (Figure 5) with
variations of modiﬁed multiplier (Figure 8), we can notice the absence of high
initialization peaks. For instance, between cycles 1500 and 2400 it is diﬃcult to
detect the executed operations boundaries.
Montgomery multiplication: If we do not consider the reduction step, we may say
that the activity variations of Montgomery multiplier are more or less uniform
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162 D. Pamula and A. Tisserand
(see Figure 6). The only thing, which may still give some information to the
attacker is the initialization phase. Activity drops at this phase occur due to a
speciﬁc way, in which the input data are fetched. Like for classical algorithm, a
modiﬁcation of the initialization control removes these drops.
Mastrovito multiplication: The “step-wave” shape of useful activity variations of
Mastrovito multiplier in Figure 7 is distinguishable and can provide the attacker
with a lot of information. Our objective is to modify the algorithm and the ar-
chitecture in such a way that multiplications cannot be too easily distinguished.
We have investigated two types of modiﬁcations for Mastrovito multiplier:
“uniformization” of the number of sub-multipliers’ registers used in each clock
cycle and “randomization” of the starting times of the operator sub-multipliers.
We have derived many versions of those two types of modiﬁcations. The most
worth showing according to us are variations of “randomization”.
Figure 9 presents the way we have divided matrix M into sub-matrices (see
Section 3.3). The boxes with same indices Mi denote blocks, which can be mul-
tiplied by parts of b, using the same sub-multiplier module.
Fig. 9. Mastrovito matrix for m = 233
It can be observed that some sub-multipliers are used more than the others.
Thus if we start them all at the same time, the activity is higher at the beginning
of the operation (where all sub-multipliers are used) and smaller at the end
(almost all sub-multipliers are already switched oﬀ). Thus our ﬁrst proposition
is to make the utilization, in one clock cycle, of the number of internal registers
GF(2m) Finite-Field Multipliers with Reduced Activity Variations 163
 0
 100
 200
 300
 100  200  300  400  500  600  700  800
cycles
Mastrovito protected V3
 0
 100
 200
 300
n
u
m
be
r o
f t
ra
ns
itio
ns Mastrovito protected V2
 0
 100
 200
 300
Mastrovito protected V1
Fig. 10. Useful activity measurement results for random GF(2m) multiplications with 3
versions of modified Mastrovito algorithm.
more uniform. For this we have modiﬁed the schedule of the sub-multipliers work
but without changing the complete computation time. We have tried several
schemes and the best yet obtained leads to the useful activity variations curve
presented in Figure 10 (version v1 on top curve).
Activity shape for this modiﬁed Mastrovito multiplier shows small improve-
ment. However we still try to improve our way of uniformization of utilization of
internal registers used, taking into account also their sizes (each sub-multiplier
uses diﬀerent number of registers of various sizes). The dummy operations (shift-
ing, incrementation) performed on some of those registers does not give visible
improvements of activity variations shape. The dependencies between the sub-
computations, limit the eﬃciency of this modiﬁcation.
Our next objective was to randomize the starting moment of each sub-
multiplier. This should “spread more” the activity over the whole computation.
In order to randomize the beginning of sub-multiplications, we have used 8-bit
LFSR register (Mastrovito v2) and pseudo random generator based on 4-bit
LFSR (Mastrovito v3), which initialization values depend on some bits of a and
b operands. In order to avoid blocking the multiplier we exchange the initial-
ization values (seed) many times throughout multiplication operation. We have
also tried other methods but the best results so far were achieved with use of
LFSRs. Due to the randomization, the time needed to perform the complete
multiplication, depending on which sub-multiplier is started ﬁrst, will either de-
crease or increase randomly. The average number of clock cycles for Mastrovito
v2 is 116 (minimal value: 98, maximal value: 126), whereas for Mastrovito v3
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Table 2. FPGA implementation results of modified GF(2m) multipliers with reduced
activity variations
balanced area speed #
Algorithms area freq. area freq. area freq. clock
LUT MHz LUT MHz LUT MHz cycles
Classical 2868 270 2778 228 3444 420 260
×α factor ×0.79 ×0.89 ×0.76 ×0.75 ×0.95 ×1.39 ×0.98
Montgomery 2099 323 2093 338 2099 423 264
×α factor ×0.96 ×1.00 ×0.96 ×1.05 ×0.96 ×1.31 ×0.98
Mastrovito v1 3463 414 3439 343 3489 384 75
×α factor ×0.99 ×1.50 ×0.98 ×1.24 ×0.94 ×1.39 ×1.00
Mastrovito v2 3700 306 3667 253 3717 388 avg. 116
×α factor ×1.06 ×1.11 ×1.05 ×0.92 ×1.06 ×1.41 ×1.55
min.98, max.126
Mastrovito v3 3903 319 3837 250 4335 375 avg. 80
×α factor ×1.12 ×1.16 ×1.10 ×0.91 ×1.24 ×1.36 ×1.07
min.64, max.108
average number of clock cycles needed is 80 (minimal value: 64, maximal value:
108). Useful activity measurements for v2 (middle curve) and v3 (bottom curve)
modiﬁcations are presented in Figure 10. As one can observe on Figure 10, the
shapes of useful activity variations are more irregular and not easily predictable
compared to the curve for the initial version in Figure 7.
Implementation results for the modified multipliers: All modiﬁed multiplication
algorithms have been implemented in FPGA. The corresponding results are re-
ported in Table 2. Three optimization targets were used for the synthesis tool:
balanced area/speed, area and speed optimizations. In order to compare the
modiﬁed multipliers to the original ones (data from Table 1), we report a com-
parison factor α such as modified = α× original both for area and frequency.
Evaluation of activity variation reduction: We used signal processing tools to
evaluate our modiﬁcations. The measured activity traces, in time domain, are
transformed into frequency domain using FFT (Fast Fourier Transform), see [20].
Figure 11 presents those results for unprotected and protected versions of some
multipliers. It represents the mathematical power for each frequency bin and
Y-axis uses the same logarithmic scale for all versions. Figure 11 shows an im-
portant reduction in the potential information leakage for all frequencies.
In order to numerically compare solutions, we have computed the spectral
ﬂatness measure (SFM) [20]:
SFM =
n
√∏n
i=1 p(i)
1
n
∑n
i=1 p(i)
∈ [0, 1]
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Fig. 11. FFT analysis results for unprotected and protected versions of multipliers
(top: classic algorithm, middle and bottom: Mastrovito algorithm for various versions)
SFM is the ratio of the geometric mean to the arithmetic mean for a collection
of n frequency bins p(i) (power for frequency bin i). A SFM close to 1 indicates
a spectrum with power well distributed in all frequency bins (ﬂat curve) while a
SFM close to 0 indicates that power is concentrated into a few bins (curve with
peaks). SFM values are reported on Figure 11. Improvement is limited for classic
algorithm, but for Mastrovito, our modiﬁcations lead to signiﬁcant improvement
(from 0.31 for unprotected version to 0.58 for the best protected version).
The obtained results are rather satisfying. We can see that there is a way to
reduce information leakage. In the future, we plan to study chain of operations in
ECC primitives such as point addition, point doubling and scalar multiplication.
6 Conclusion
GF(2m) multipliers with reduced useful activity variations have been proposed.
Useful activity has been evaluated using accurate FPGA emulation and activity
counters at every operation cycle. Measurement analysis shows that the imple-
mented multiplication algorithms (classical, Montgomery and Mastrovito) lead
to speciﬁc shapes for the curve of activity variations which may be used as a
small source of information leakage for some side channel attacks.
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We proposed modiﬁcations of selected GF(2m) multipliers to reduce this in-
formation leakage source at two levels: architecture level by removing activity
peaks due to control (e.g. reset at initialization) and algorithmic level by modify-
ing the shape of the activity variations curve. Due to very low-level optimizations
there is no signiﬁcant area and delay overhead.
We have to complete our theoretical analysis with physical measurements and
parasitic activity eﬀects to get accurate results. We will study similar issues for
very advanced GF(2m) multiplication algorithms such as [23,6,17,1] and for other
operations (e.g. addition, subtraction, inversion, multiplication by constant and
scalar multiplication) used in ECC protocols.
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